

# QCPL-071H and QCPL-074H

Single-channel and Dual-channel High Speed 15 MBd CMOS optocoupler with Glitch-Free Power-Up Feature



## Data Sheet





Lead (Pb) Free  
RoHS 6 fully compliant

RoHS 6 fully compliant options available;  
-xxxE denotes a lead-free product

### Description

The QCPL-071H (single-channel) and QCPL-074H (dual-channel) are 15 MBd CMOS optocouplers in SOIC-8 package. The optocouplers utilize the latest CMOS IC technology to achieve outstanding performance with very low power consumption. Basic building blocks of QCPL-071H and QCPL-074H are high speed LEDs and CMOS detector ICs. Each detector incorporates an integrated photodiode, a high speed transimpedance amplifier, and a voltage comparator with an output driver.

### Component Image



### TRUTH TABLE

LED	V <sub>0</sub> OUTPUT
OFF	H
ON	L

A 0.1µF bypass capacitor must be connected between pins 5 and 8.

### Features

- +3.3 V and 5 V CMOS compatibility
- 30 ns max. pulse width distortion
- 40 ns max. propagation delay (for 3.3V supply voltage)
- 30 ns max. propagation delay skew
- High speed: 15 MBd min
- 10 kV/µs minimum common mode rejection
- -40 to 105°C temperature range
- Glitch-Free Power-Up Feature
- Safety and regulatory approvals pending:
  - 3750 V rms for 1 min. per UL 1577
  - CSA component acceptance Notice #5

### Applications

- PDP (Plasma Display Panel)
- Multiplexed data transmission
- Computer peripheral interface
- Microprocessor system interface
- DC/DC converter

**CAUTION:** It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.

## Ordering Information

QCPL-071H/074H are UL Recognized with 3750 Vrms for 1 minute per UL1577.

Part number	Option		Surface Mount	Tape & Reel	Quantity
	RoHS Compliant	Package			
QCPL-071H	-000E	SO-8	X		100 per tube
	-500E		X	X	1500 per reel
QCPL-074H	-000E	SO-8	X		100 per tube
	-500E		X	X	1500 per reel

To order, choose a part number from the part number column and combine with the desired option from the option column to form an order entry.

Example 1:

QCPL-071H-500E to order product of Small Outline SO-8 package in Tape and Reel packaging in RoHS compliant.


Example 2:

QCPL-074H-000E to order product of Small Outline SO-8 package in tube packaging and RoHS compliant.

Option datasheets are available. Contact your Avago sales representative or authorized distributor for information.

## Package Dimensions

QCPL-071H and QCPL-074H (Small Outline S0-8 Package)



\* TOTAL PACKAGE LENGTH (INCLUSIVE OF MOLD FLASH)  
 $5.207 \pm 0.254$  ( $0.205 \pm 0.010$ )

DIMENSIONS IN MILLIMETERS (INCHES).  
 LEAD COPLANARITY =  $0.10$  mm ( $0.004$  INCHES) MAX.

OPTION NUMBER 500 NOT MARKED.

NOTE: FLOATING LEAD PROTRUSION IS  $0.15$  mm ( $6$  mils) MAX.

## Solder Reflow Thermal profile

Recommended reflow condition as per JEDEC Standard, J-STD-020 (latest revision). Non-Halide Flux should be used.

## Regulatory Information

The QCPL-071H and QCPL-074H have been approved by the following organizations:

### UL

Recognized under UL 1577, component recognition program, File E55361.

### CSA

Approved under CSA Component Acceptance Notice #5, File CA88324.

## Insulation and Safety Related Specifications

Parameter	Symbol	Value	Units	Conditions
Minimum External Air Gap (Clearance)	L(I01)	4.9	mm	Measured from input terminals to output terminals, shortest distance through air.
Minimum External Tracking (Creepage)	L(I02)	4.8	mm	Measured from input terminals to output terminals, shortest distance path along body.
Minimum Internal Plastic Gap (Internal Clearance)		0.08	mm	Insulation thickness between emitter and detector; also known as distance through insulation.
Tracking Resistance (Comparative Tracking Index)	CTI	≥175	Volts	DIN IEC 112/VDE 0303 Part 1
Isolation Group		IIIa		Material Group (DIN VDE 0110, 1/89, Table 1)

All Avago Technologies data sheets report the creepage and clearance inherent to the optocoupler component itself. These dimensions are needed as a starting point for the equipment designer when determining the circuit insulation requirements. However, once mounted on a printed circuit board, minimum creepage and clearance requirements must be met as specified for individual equipment standards. For creepage, the shortest distance

path along the surface of a printed circuit board between the solder fillets of the input and output leads must be considered. There are recommended techniques such as grooves and ribs which may be used on a printed circuit board to achieve desired creepage and clearances. Creepage and clearance distances will also change depending on factors such as pollution degree and insulation level.

## Absolute Maximum Ratings

Parameter	Symbol	Min.	Max.	Units
Storage Temperature	$T_S$	-55	+125	°C
Ambient Operating Temperature	$T_A$	-40	+105	°C
Supply Voltages	$V_{DD}$	0	6.0	Volts
Output Voltage	$V_O$	-0.5	$V_{DD} + 0.5$	Volts
Average Forward Input Current	$I_F$	-	20.0	mA
Average Output Current	$I_O$	-	10.0	mA
Lead Solder Temperature		260°C for 10 sec., 1.6 mm below seating plane		
Solder Reflow Temperature Profile		See Solder Reflow Temperature Profile Section		

## Recommended Operating Conditions

Parameter	Symbol	Min.	Max.	Units
Ambient Operating Temperature	$T_A$	-40	+105	°C
Supply Voltages	$V_{DD}$	4.5	5.5	V
		3.0	3.6	V
Input Current (ON)	$I_F$	9	18	mA
Supply Voltage Slew Rate <sup>[1]</sup>	$S_R$	0.5	500	V/ms

## Electrical Specifications

Over recommended temperature ( $T_A = -40^\circ\text{C}$  to  $+105^\circ\text{C}$ ),  $3.0\text{V} \leq V_{DD} \leq 3.6\text{V}$  and  $4.5\text{V} \leq V_{DD} \leq 5.5\text{V}$ .

All typical specifications are at  $T_A = +25^\circ\text{C}$ ,  $V_{DD} = +3.3\text{V}$ .

Parameter	Symbol	Part Number	Min.	Typ.	Max.	Units	Test Conditions
Input Forward Voltage	$V_F$		1.3	1.5	1.8	V	$I_F = 14\text{mA}$
Input Reverse Breakdown Voltage	$BV_R$		5.0			V	$I_R = 10\ \mu\text{A}$
Logic High Output Voltage	$V_{OH}$		$V_{DD}-1$	$V_{DD}-0.3$		V	$I_F = 0, I_O = -4\text{mA}, V_{DD}=3.3\text{V}$
			$V_{DD}-1$	$V_{DD}-0.2$		V	$I_F = 0, I_O = -4\text{mA}, V_{DD}=5\text{V}$
Logic Low Output Voltage	$V_{OL}$			0.35	0.8	V	$I_F = 14\text{mA}, I_O = 4\text{mA}, V_{DD}=3.3\text{V}$
				0.2	0.8	V	$I_F = 14\text{mA}, I_O = 4\text{mA}, V_{DD}=5\text{V}$
Input Threshold Current	$I_{TH}$			4.5	8.8	mA	$I_{OL} = 20\ \mu\text{A}$
Logic Low Output Supply Current	$I_{DDL}$	QCPL-071H		4.1	6.0	mA	$I_F = 14\text{mA}$
		QCPL-074H		8.3	12.0	mA	$I_F = 14\text{mA}$
Logic Low Output Supply Current	$I_{DDH}$	QCPL-071H		3.8	6.0	mA	$I_F = 0$
		QCPL-074H		7.6	12.0	mA	$I_F = 0$

## Switching Specifications

Over recommended temperature ( $T_A = -40^{\circ}\text{C}$  to  $+105^{\circ}\text{C}$ ),  $3.0\text{V} \leq V_{DD} \leq 3.6\text{V}$  and  $4.5\text{V} \leq V_{DD} \leq 5.5\text{V}$ .

All typical specifications are at  $T_A = +25^{\circ}\text{C}$ ,  $V_{DD} = +3.3\text{V}$ .

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions
Propagation Delay Time to Logic Low Output <sup>[2]</sup>	$t_{PHL}$		29	40	ns	$I_F = 14\text{mA}$ , $C_L = 15\text{pF}$ , $V_{DD} = 3.3\text{V}$ CMOS Signal Levels
				50	ns	$I_F = 14\text{mA}$ , $C_L = 15\text{pF}$ , $V_{DD} = 5\text{V}$ CMOS Signal Levels
Propagation Delay Time to Logic High Output <sup>[2]</sup>	$t_{PLH}$		22	40	ns	$I_F = 14\text{mA}$ , $C_L = 15\text{pF}$ , $V_{DD} = 3.3\text{V}$ , CMOS Signal Levels
				50	ns	$I_F = 14\text{mA}$ , $C_L = 15\text{pF}$ , $V_{DD} = 5\text{V}$ , CMOS Signal Levels
Pulse Width	$t_{PW}$	66.7			ns	
Pulse Width Distortion <sup>[3]</sup>	PWD	0	7	25	ns	$I_F = 14\text{mA}$ , $C_L = 15\text{pF}$ , $V_{DD} = 3.3\text{V}$ , CMOS Signal Levels
				30	ns	$I_F = 14\text{mA}$ , $C_L = 15\text{pF}$ , $V_{DD} = 5\text{V}$ , CMOS Signal Levels
Propagation Delay Skew <sup>[4]</sup>	$t_{PSK}$			30	ns	$I_F = 14\text{mA}$ , $C_L = 15\text{pF}$ CMOS Signal Levels
Output Rise Time (10% – 90%)	$t_R$		20		ns	$I_F = 14\text{mA}$ , $C_L = 15\text{pF}$ CMOS Signal Levels
Output Fall Time (90% - 10%)	$t_F$		25		ns	$I_F = 14\text{mA}$ , $C_L = 15\text{pF}$ CMOS Signal Levels
Common Mode Transient Immunity at Logic High Output <sup>[5]</sup>	CM <sub>H</sub>	10	15		kV/ $\mu\text{s}$	$V_{CM} = 1000\text{V}$ , $T_A = 25^{\circ}\text{C}$ , $I_F = 0\text{mA}$
Common Mode Transient Immunity at Logic Low Output <sup>[6]</sup>	CM <sub>L</sub>	10	15		kV/ $\mu\text{s}$	$V_{CM} = 1000\text{V}$ , $T_A = 25^{\circ}\text{C}$ , $I_F = 14\text{mA}$

## Package Characteristics

All Typical at  $T_A = 25^{\circ}\text{C}$ .

Parameter	Symbol	Min.	Typ.	Max.	Units	Test Conditions
Input-Output Insulation	$I_{I-O}$			1.0	$\mu\text{A}$	45% RH, $t = 5\text{s}$ $V_{I-O} = 3\text{kV DC}$ , $T_A = 25^{\circ}\text{C}$
Input-Output Momentary Withstand Voltage	$V_{ISO}$	3750			V <sub>rms</sub>	RH $\leq 50\%$ , $t = 1\text{min.}$ , $T_A = 25^{\circ}\text{C}$
Input-Output Resistance	$R_{I-O}$		$10^{12}$		$\Omega$	$V_{I-O} = 500\text{V dc}$
Input-Output Capacitance	$C_{I-O}$		0.6		pF	$f = 1\text{MHz}$ , $T_A = 25^{\circ}\text{C}$

Notes:

1. Slow rate of supply voltage ramping is recommended to ensure no glitch more than 1V to appear at the output pin.
2.  $t_{PHL}$  propagation delay is measured from the 50% level on the rising edge of the input pulse to the 50% level of the falling edge of the  $V_O$  signal.  
 $t_{PLH}$  propagation delay is measured from the 50% level on the falling edge of the input pulse to the 50% level of the rising edge of the  $V_O$  signal.
3. PWD is defined as  $|t_{PHL} - t_{PLH}|$ .
4.  $t_{PSK}$  is equal to the magnitude of the worst case difference in  $t_{PHL}$  and/or  $t_{PLH}$  that will be seen between units at any given temperature within the recommended operating conditions.
5.  $CM_H$  is the maximum tolerable rate of rise of the common mode voltage to assure that the output will remain in a high logic state.
6.  $CM_L$  is the maximum tolerable rate of fall of the common mode voltage to assure that the output will remain in a low logic state.




Figure 1. Typical input diode forward characteristic.




Figure 2. Typical input threshold current vs. temperature.




Figure 3. Typical logic high O/P supply current vs. temperature for QCPL-074H.




Figure 4. Typical logic low O/P supply current vs. temperature for QCPL-074H.




Figure 5. Typical switching speed vs. pulse input current at 5V supply voltage.




Figure 6. Typical switching speed vs. pulse input current at 3.3V supply voltage.


## Application Information

### Bypassing and PC Board Layout

The QCPL-071H and QCPL-074H optocouplers are extremely easy to use. QCPL-071H and QCPL-074H provide CMOS logic output due to the high-speed CMOS IC technology used.

The external components required for proper operation are the input limiting resistor and the output bypass capacitor. Capacitor values should be between 0.01  $\mu\text{F}$  and 0.1  $\mu\text{F}$ .

For each capacitor, the total lead length between both ends of the capacitor and the power-supply pins should not exceed 20 mm.



$C = 0.01\mu\text{F}$  to  $0.1\mu\text{F}$

Figure 7. Recommended printed circuit board layout

### Propagation Delay, Pulse-Width Distortion and Propagation Delay Skew

Propagation delay is a figure of merit which describes how quickly a logic signal propagates through a system. The propagation delay from low to high ( $t_{PLH}$ ) is the amount of time required for an input signal to propagate to the output, causing the output to change from low to high.

Similarly, the propagation delay from high to low ( $t_{PHL}$ ) is the amount of time required for the input signal to propagate to the output, causing the output to change from high to low (see Figure 8).

Pulse-width distortion (PWD) results when  $t_{PLH}$  and  $t_{PHL}$  differ in value. PWD is defined as the difference between  $t_{PLH}$  and  $t_{PHL}$  and often PWD is defined as the difference between  $t_{PLH}$  and  $t_{PHL}$  and often determines the maximum data rate capability of a transmission system. PWD can be expressed in percent by dividing the PWD (in ns) by the minimum pulse width (in ns) being transmitted. Typically, PWD on the order of 20-30% of the minimum pulse width is tolerable.

Propagation delay skew,  $t_{PSK}$ , is an important parameter to consider in parallel data applications where synchronization of signals on parallel data lines is a concern.

If the parallel data is being sent through a group of optocouplers, differences in propagation delays will cause the data to arrive at the outputs of the optocouplers at different times. If this difference in propagation delays is large enough, it will determine the maximum rate at which parallel data can be sent through the optocouplers.

Propagation delay skew is defined as the difference between the minimum and maximum propagation delays, either  $t_{PLH}$  or  $t_{PHL}$ , for any given group of optocouplers which are operating under the same conditions (i.e., the same supply voltage, output load, and operating temperature). As illustrated in Figure 8, if the inputs of a group of optocouplers are switched either ON or OFF at the same time,  $t_{PSK}$  is the difference between the shortest propagation delay, either  $t_{PLH}$  or  $t_{PHL}$ , and the longest propagation delay, either  $t_{PLH}$  or  $t_{PHL}$ . As mentioned earlier,  $t_{PSK}$  can determine the maximum parallel data transmission rate.

Figure 9 is the timing diagram of a typical parallel data application with both the clock and the data lines being sent through optocouplers. The figure shows data and clock signals at the inputs and outputs of the optocouplers. To obtain the maximum data transmission rate, both edges of the clock signal are being used to clock the data; if only one edge were used, the clock signal would need to be twice as fast.




Figure 8. Propagation delay and skew waveform

Propagation delay skew represents the uncertainty of where an edge might be after being sent through an optocoupler. Figure 9 shows that there will be uncertainty in both the data and the clock lines. It is important that these two areas of uncertainty not overlap, otherwise the clock signal might arrive before all of the data outputs have settled, or some of the data outputs may start to change before the clock signal has arrived.

From these considerations, the absolute minimum pulse width that can be sent through optocouplers in a parallel application is twice  $t_{PSK}$ . A cautious design should use a slightly longer pulse width to ensure that any additional uncertainty in the rest of the circuit does not cause a problem.

The  $t_{PSK}$  specified optocouplers offer the advantages of guaranteed specifications for propagation delays, pulse-width distortion and propagation delay skew over the recommended temperature, and power supply ranges.

### Powering Sequence

$V_{DD}$  needs to achieve a minimum level of 3.0V before powering up the output connecting component.

### Input Limiting Resistors

QCPL-071H and QCPL-074H are direct current driven (Figure 7), and thus eliminate the need for input power supply. To limit the amount of current flowing through the LED, it is recommended that a 210ohm resistor is connected in series with anode of LED (i.e. Pin 2 for QCPL-071H and Pin 1 and 4 for QCPL-074H) at 5V input signal. For 3.3V input signal, it is recommended to connect 80ohm resistor in series with anode of LED.




Figure 9. Parallel data transmission example

The recommended limiting resistors are based on the assumption that the driver output impedance is 50Ω (as shown in Figure 10).

### Speed Improvement

A peaking capacitor can be placed across the input current limit resistor (Figure 10) to achieve enhanced speed performance. The value of the peaking cap is dependent to the rise and fall time of the input signal and supply voltages and LED input driving current ( $I_f$ ). Figure 11 shows significant improvement of propagation delay and pulse with distortion with added peak capacitor at driving current of 14mA and 3.3V or 5V power supply.






Figure 10. Connection of peaking capacitor ( $C_{peak}$ ) in parallel of the input limiting resistor ( $R_{limit}$ ) to improve speed performance



(i)  $V_{DD}=3.3V$ ,  $C_{peak}=100pF$ ,  $R_{limit}=80\Omega$



(ii)  $V_{DD}=5V$ ,  $C_{peak}=100pF$ ,  $R_{limit}=210\Omega$

Figure 11. Improvement of  $t_p$  and PWD with added 100pF peaking capacitor in parallel of input limiting resistor.

For product information and a complete list of distributors, please go to our web site: [www.avagotech.com](http://www.avagotech.com)

Avago, Avago Technologies, and the A logo are trademarks of Avago Technologies in the United States and other countries. Data subject to change. Copyright © 2005-2008 Avago Technologies. All rights reserved. AV02-1495EN - August 29, 2008

**Avago**  
TECHNOLOGIES